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Abstract--The test methods of two-dimensional (2-D) iterative logic arrays (ILAs) composed of 
combinational cells are considered. An ILA which can be tested by a test set whose size is a constant 
independent of  the number of cells in the ILA is referred to as a C-testable ILA. An ILA which can be 
tested in a number of vectors linear to the number of cells is referred to as a linear testable ILA. The 
fault model assumed is that faults in a cell can change a cell behavior in any arbitrary way, as long as 
the cell remains a combinational circuit. At the array level, two fault-models are considered: in the single 
cell fault-model (SCFM) only one cell can be faulty; and in the multiple cell fault-model (MCFM) any 
number of cells can be faulty. Previous papers have shown the testing methods of C-testable and linear 
testable one-dimensional ILAs under SCFM and MCFM.  In this paper, we extend those methods and 
use the concept of  divide and conquer to generate test sets for 2-D ILAs under SCFM and MCFM.  The 
sufficient conditions and test complexities are derived. Furthermore, some practical circuits are used for 
example. 
1. INTRODUCTION 
The study of iterative logic arrays (ILAs) is interesting and useful since VLSI technology has made 
array-type realization of general ogical functions more attractive. An ILA consists of several 
identical cells with identical interconnections between cells. This type of circuit configuration offers 
the advantages of structural regularity, namely, ease of circuit and logic design, ease of placement 
and routing and simplified testing. 
There is no restriction on the number of cells in an array. In a one-dimensional (l-D) ILA the 
cells are organized in a row, while in a two-dimensional (2-D) ILA the cells are organized in a 
matrix of rows and columns. In each direction of signal flow, more than one signal line is allowed. 
An example of a 1-D ILA is a ripple carry adder and an example of a 2-D ILA is a multiplier 
array. 
From the structure of ILAs, any fault in the intercell connections will be covered by a cell's input 
or output fault. Therefore, if all cells are fault-free, then the ILA is fault-free. The test method for 
the whole ILA is applying test inputs from accessible input terminals of the array to the inputs 
of cells under test and observing the test results at the accessible output terminals to verify the 
outputs of these cells. Those accessible terminals are usually associated with the boundaries of the 
array. In some cases, some of the inputs and outputs of each cell in the array can be accessible. 
These are referred to as primary inputs and primary outputs. 
There are two fault-models at the array level: single cell fault-model (SCFM) means only one 
cell can be faulty; and multiple cell fault-model (MCFM) means an arbitrary number of cells can 
be faulty. At the cell level, the fault assumption is that a faulty cell can change its behavior in any 
arbitrary way, as long as it remains a combinational circuit. We use the cell truth table to 
exhaustively test a cell. Knowledge of the actual realization of each cell is unnecessary. 
Basically, a combinational ILA can always be tested by an exhaustive test set on the truth table 
of a whole array. This test size is exponential in the number of cells. In this paper, using the 
advantage of ILA structure, two categories of ILAs that simplify their testing are examined. A
C-testable ILA is an ILA which can be tested by a test set whose size is a constant independent 
of the number of cells in the ILA. Similarly, an ILA is linear testable if it has a test size linear to 
the number of cells. 
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Table 1. Previous work in 1-D ILAs 
C-testable 
Linear testable with primary output without primary output 
SCFM Kautz [1] Sridhar-Hayes [6] Friedman [2] 
Parthasarathy-Reddy [3] 
MCFM Prasad-Gray [4] Dias [5] Cheng-Patel [7] 
Cheng-Patel [7] Cheng-Patel [7] 
In the following, we will summarize some important previous work in I-D ILAs. The main 
contributors are shown in Table 1. The test problems of ILAs under SCFM were first studied in 
[1]. It presented the test methods of linear testable 1-D ILAs under SCFM. The concept of 
C-testability was first defined in [2]. It studied the problems of C-testable I-D ILAs without primary 
output under SCFM. This work was later improved in [3]. The first result of testing in linear testable 
1-D ILAs under MCFM was presented in [4]. It proposed a very strong sufficient condition for 
I-D ILAs to be linear testable under MCFM. The problems of C-testable I-D ILAs with primary 
output under MCFM were studied in [5]. The test size was further reduced in [6]. Unfortunately, 
the method used in [6] can only be applied to SCFM. However, the test methods for C-testable 
and linear testable 1-D ILAs under SCFM [1, 6] can be modified, without increase in test 
complexity, to generate test sets for C-testable and linear I-D ILAs under MCFM respectively [7]. 
The test methods in [7] relax the sufficient condition for linear testable 1-D ILAs in [4] and reduce 
the test size for C-testable 1-D ILAs in [5]. Furthermore, in [7], it is conjectured that any 1-D ILA 
without primary output is not C-testable under MCFM. 
There is also some previous work for 2-D ILAs [3, 4, 8]. Unfortunately, their sufficient conditions 
are all too strong to be practical. For arbitrary 2-D ILAs, it is shown in [9] that there is not finite 
algorithm to determine the values of primary inputs that can apply a given transition to an internal 
cell. Therefore, not even mentioning the observabitity problem, how to apply the test inputs to test 
an internal cell in a 2-D ILA is a hard problem. However, we will derive some weak sufficient 
conditions that make simple and systematic test generation procedures possible. The basic idea is 
that under some conditions the 2-D ILA can be tested by partitioning it into several 1-D rows. 
Each row is treated as a 1-D ILA and therefore the test procedures of 1-D ILAs under both fault 
models can be applied to generate complete test sets of 2-D ILAs which satisfy certain conditions. 
Without loss of generality, assume the ILAs have the structure shown in Fig. 1. It has three signal 
flow directions X, Y, Z. Conventionally, (x,y,z) is named as input state and (2,)7,~) is named as 
output state. Since w and ~' are directly accessible, w is named as primary input and v/; is named 
as primary output. Furthermore, the cell truth table is usually written like a state transition table 
and is called a cell flow table. In most 2-D ILAs, the primary output ~' is nonexistent. 
The test methods of 2-D ILAs under SCFM and MCFM are presented in Section 2 and 3, 
respectively. We summarize our results in Section 4. 
2. SINGLE CELL FAULT-MODEL 
To present he testability conditions for our test methods, the following definition is necessary. 
Refer to the bottom horizontal row in Fig. 1 for better understanding. 
DEFINITION 1 
A row identifying input RII is a combination of all controllable inputs, including the boundary 
input state (leftmost x) and all primary inputs (w) of a 1-D row of a 2-D ILA such that, when 
applied, it can uniquely identify all the row input states (y, z) from the previous row, from outputs 
(~,),~) and boundary output state (rightmost 2) of this row. 
Of course, the rows can be defined in any one of the X, Y and Z directions. The sufficient 
conditions for a 2-D ILA to be linear testable under SCFM are presented in the following theorem. 
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Fig. 1. A 2 -D  ILA .  
THEOREM 1 
I f  a 2-D array satisfies the following two conditions on each row in at least one direction, then 
the array can be tested in a number of test vectors linear to the number of cells under SCFM: 
(1) Every interrow state is applicable. 
(2) There exists an RII  for each row. 
Proof. (1) is a controllability condition, and (2) is an observability condition. I f  these conditions 
are satisfied then we can test the 2-D ILA under SCFM by the following method. When one row 
is to be tested, we apply the RII  to its lower rows to identify the test outputs of this row. With 
Condition (l), the test input of this row is applicable. Since the inputs of the 1-D row being tested 
are indirectly controllable, and the outputs of this row are also indirectly observable, this row can 
be tested as a 1-D ILA with primary outputs. Therefore, the test size is the number of rows times 
the test complexity of each row. It has been shown that a 1-D row is always linear testable under 
SCFM [7]. Therefore, the test size o fa  2-D array is linear in number of cells. I f  the 1-D row satisfies 
the conditions for C-testability [5], then the overall test size is linear in number of rows. [] 
Note that in the above theorem proof, the identity between rows is unnecessary; therefore, the 
results can be extended to similarly structured combinational circuits. 
Condition (1) can be checked by the output diagram of the cell flow table to find its output 
domain. The procedure to find an RII  is similar to that determining whether a finite state machine 
is lossless [10]. The only modification is treating those directly accessible primary inputs (w) of a 
l -D row as observable primary outputs. 
I f  we cannot find an RII  in a 1-D row, we can do some modification in the basic cell logic. A 
simple modification method is shown in Table 2 by adding an extra state an to act as an RII. The 
modification will not increase the test complexity of a 1-D row because it will not ruin the sufficient 
conditions of linear testability or C-testability [7]. The modification at worst amounts of adding 
a multiplexer in each cell for Y and Z signals to bypass the cell logic. 
Table 2. Modified flow table 
YZ 
X b 0 b I . . .  b m 
a0 
al 
an -  I 
an an ,bo  a , , ,b l  . • • an ,bm I 
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I f  some rows can be tested simultaneously, then the test size can be reduced even further. In [10], 
it is shown that inverse machines exist for some lossless machines. Cascading a original machine 
and its inverse machine, we can reproduce the original machine inputs. In orthogonal 2-D ILAs 
(no Y signal direction in Fig. 1), the structure can be viewed as a series of cascaded finite state 
machines. Each row is functionally equivalent o a finite state machine. Therefore, we have the 
following C-testable sufficient condition for orthogonal 2-D ILAs. 
THEOREM 2 
In an orthogonal 2-D ILA, if each row in at least one direction contains the inverse machine 
of its previous row then the array is C-testable if the row is C-testable. 
Proof. With this condition, when one row is being tested, the next row functions as its inverse 
machine; therefore, every other row can be tested simultaneously. The test set will be at most two 
times the text complexity of 1-D row. Therefore, if this 1-D row is C-testable then so is the whole 
array. [] 
The algorithms to find the inverse machine and to check if one machine contains another 
machine, can be found in [10]. 
Example 1. A combinational rray multiplier is shown in Fig. 2a. Each cell is a full adder. The 
AND gates at array inputs can be easily tested so we do not consider them in this discussion. The 
1-D row chosen is a ripple carry adder. The flow table and output diagram are shown in Fig. 2b. 
All output sequences are possible; therefore, this array satisfies Condition (1) of Theorem 1. There 
is a primary input b. We treat it as output, and then produce the output successor table as shown 
in Fig. 2c. An output successor table entry indicates the possible succeeding states for a given 
output. It shows that there is only one succeeding state for every output. It is a lossless machine. 
Therefore, any combination of controllable inputs is an RII. Condition (2) of Theorem 1 is satisfied. 
Furthermore, Theorem 2 is also satisfied. The inverse machines for different primary inputs are 
shown in Fig. 2d. We find that the original cell contains both inverse machines, therefore, every 
other row can be tested simultaneously. It is well known that the 1-D row (a ripple carry adder) 
is C-testable under SCFM. Thus, the multiplier is C-testable under SCFM. 
x7Y 0 x6Y 0 XsY 0 x4Y 0 x3Y 0 x2Y 0 xlY 0 XoY 0 
P7 P6 P5 P4 P3 P2 
(a) Combinational rray multiplier. 
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(c) Output successor table. 
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(d) Inverse machines. 
Fig. 2. Testing of combinational rray multipliers. 
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(b) Cell flow table and output diagram. (c) Output successor table. 
Fig. 3. Testing of divider arrays. 
Example 2. A divider is shown in Fig. 3a. We assume the left boundary input states are 
controllable, such that the 1-D row is a bilateral 1-D ILA, as shown in Fig. 3b. It was shown in 
[11] that this 1-D row is linear testable under SCFM. The output diagram is shown in Fig. 3c. 
Condition (1) of Theorem 1 is satisfied. The output successor table is shown in Fig. 3d. It is a 
lossless machine. Any boundary input state is an RII. Therefore, Condition (2) of Theorem 1 is 
satisfied. Thus, the test size of a divider is linear to the number of cells under SCFM. 
Example 3. A pipelined multiplier array is shown in Fig. 4. Its 1-D row in X direction is shown 
in Fig. 5a. Its cell flow table is shown in Fig. 5b. It is not C-testable [5, 6, 7], but still satisfies the 
linear testability condition under SCFM [7]. In normal operation, the boundary input state of each 
row is A or C. That means State B does not exist in normal operation. We can modify the cell 
flow table as shown in Fig. 5c without affecting the function of the multiplier array. The modified 
1-D row is C-testable. The output diagram and output successor table of the modified table are 
shown in Fig. 5d. Condition (1) of Theorem 1 is satisfied. It is a lossless machine. Any boundary 
input state is an RII, and hence Condition (2) of Theorem 1 is satisfied. Therefore, the test set is 
linear to the number of rows under SCFM. With careful observation, it can be shown that the 
modified multiplier array is also C-testable, as presented in [12]. However, the method used in [12] 
is an ad hoc method and can be applied to multipliers only. No systematic procedure xists to 
determine if a hexagonal 2-D ILA is C-testable. It should be noted that for functional testing 
purpose only it is not necessary to modify the cell table if we do not test the transitions from State 
B. The original table without testing State B is also C-testable and test set of whole array is also 
linear to the number of rows under SCFM. 
3. MULT IPLE  CELL FAULT-MODEL 
In MCFM, there are fault-masking problems which can destroy fault excitation and fault 
propagation paths, and make the controllability and observability problems more complicated. 
Furthermore, cells can compensate ach other's faults, and make the multiple cell faults 
undetectable. Therefore, testing an array Ar is the same as verifying the equivalence of Ar and its 
448 
Y3 
W.-T. CHENG and J. H. PATEL 
0 
x 1 x 0 
s 7 
Fig. 4. A pipelined multiplier array. 
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(b) Cell flow table. 
(a) l-D row. 
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(c) Modified flow table. 
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(d) Output diagram and output successor table. 
Fig. 5. Testing of pipelined multiplier arrays. 
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(a) I~ applied to Ac. (b) 1~ applied to A r. (c) T 1 applied to A~. (d) T~ applied to A r. 
Fig. 6. The application of lj and T~ to Aa and A r. 
original good array Aa [5]. Although there is no finite algorithm that will determine whether or 
not two arbitrary 2-D ILAs are equivalent [9], we will try to find some sufficient est requirements 
of a test set which can completely test a 2-D ILA. First, we need the following definition. 
DEFINITION 2 
The output states of Ac and Ar have a one-to-one relation is while applying two arbitrary input 
vectors ! and J to Aa and Ar, if on cell k of AG the output state in one specific direction is ci with 
input I, and cj with input J, and similarly, if on cell k of Ar the output state in the same direction 
is di with input I, and dj with input J, then 4 and dj are equivalent if and only if cg and cj are 
equivalent. 
THEOREM 3 
A test set T can test a 2-D ILA Ar if the following conditions are satisfied: 
(1) For every cell, each applicable transition is applied. 
(2) For every cell, the output of every transition is verified such that the primary output is correct 
and that the output states of Ar and AG have a one-to-one relation. 
Proof. Because of the structure of ILAs, Condition (2) means that T verifies all intercell states 
of Ar and A G to have one-to-one relation. Let Ar pass the test set T, then we only have to prove 
that any arbitrary input/1 applied to Ar and AG will have the same array output. Assume 11 forces 
cell k of Aa to have input (w,x,y,z), output (ff,~,33,2); and forces cell k of Ar to have input 
(w,b,c,d), output (&6,~,d), as shown in Fig. 6a and 6b. Then we need to prove ti = ft. 
Furthermore, if cell k is at the boundary of this array then we also need to prove any pair of 
boundary output states in one direction of Ar and Aa are the same. With Condition (1), there is 
a test TI in T which tests cell k with input (w,x,y,z). Then the output of cell k of Aa is also 
(ff,~, f,:?), as shown in Fig. 6c. Assume/'1 forces cell k of Ar to have input (w,q,r,s), and output 
~,~,L~), as shown in Fig. 6d. Since AT passes test TI, from Fig. 6c and 6d, we have ~ =/~. 
Furthermore, if cell k is a boundary cell then any pair of observable boundary states in the same 
direction of Fig. 6c and 6d must be the same. By assumption of Condition (2), since 
(x,y,z) = (x,y,z) in Fig. 6a and 6c, the input states (b,c,d) and (q,r,s) are equivalent in Fig. 6b 
and Fig. 6d. Therefore, ~ =/~ and hence ~ = ft. Furthermore, (/~, 6, ~) and (4, ~,~) are equivalent. 
That means if cell k is a boundary cell the observable boundary states of Ar and AG will be the 
same. Therefore Ao and Ar are equivalent. [] 
In the following, four cases of testable 2-D ILAs depending on the properties they possess are 
proposed. Those four cases will be general enough to cover most practical circuits. For each case, 
we will present he test method under MCFM and its test complexity. The proof of each test 
method is extended from the work in [7]. Familiarity of the test methods in [7] is assumed. Let 
~, fl, and ? represent the numbers of states in X, Y, and Z directions respectively, as shown in 
Fig. 1. 
Case I 
(1) Each cell output domain contains all ct x fl x ? combinations of (£,3~,~) outputs. 
(2) Each 1-D row is linear testable under MCFM. 
(3) There exists an RII for each row. 
Properties (1) and (2) are for controllability; and Properties (1), (2) and (3) are for observability. 
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RIIs 
Dis 
(a) Testing of cell (1, I). 
°t 
(b) Testing of cell (i,j). 
Fig. 7. Testing of Case 1. 
THEOREM 4 
The following test generation procedure can generate a test set for a 2-D ILA with the properties 
of Case 1 under MCFM: 
(a) Each row is tested by the linear test method for 1-D ILA under MCFM in [7]. 
(b) When one row is being tested, the lower rows are applied fixed RIIs. 
(c) When cell ( i , j)  is being tested, the 9 and 2 outputs of cells (i, 1) . . . . .  (i,j - 1) are fixed. 
Proof. (a) is satisfied by Properties (1) and (2), (b) is satisfied by Property (3) and (c) is satisfied 
by Property (1). We prove the test set generated satisfies Theorem 3 by induction method. First, 
consider cell (1, 1) and refer to Fig. 7a. It is obvious that Condition (1) of Theorem 3 is satisfied. 
For Condition (2) of Theorem 3, assume there are two unequivalent output states of two transitions 
of cell (1, 1) in A~. With (a) and (b), there exists two test vectors which are different only in the 
input (x,y,z) of cells (1, 1) and have different array outputs. Since Ar passes the test set, the output 
states of these two transitions of cell (1, 1) in Ar are also unequivalent. With Property (1), all 
possible output state combinations are tested. Since the number of output states is not increased, 
Condition (2) of Theorem 3 is satisfied. Next, assume all the cells at rows 1 . . . . .  i - 1 and cells 
from (i, 1) to (i,j - 1) satisfy Theorem 3 and refer to Fig. 7b. With Property (1), Condition (1) 
of Theorem 3 is satisfied in cell (i,j). For Condition (2) of Theorem 3, similarly, assume there are 
two unequivalent output states of two transitions of cell (i , j) in A~. With (a) (b) (c) and the 
induction assumption, there exists two test vectors uch that the inputs to the area under solid line 
are unequivalent only in the input (x,y,z) of cell ( i , j)  and have different array outputs within this 
area. Since Ar passes the test set, therefore, the output states of these two transitions of cell (i , j) 
in Ar are also unequivalent. With the same argument as in cell (1, 1), Condition (2) of Theorem 
3 is satisfied in cell (i,j). Since Theorem 3 is satisfied, the test set is a complete test set. [] 
The test size is linear to the number of cells. However, Property (1) of Case 1 is too strong to 
be satisfied in most 2-D ILAs; therefore, we need other compensating cases. 
Case 2 
(1) Each cell outputs contain all g x/~ (~,3)) output combinations, and all 7 2 outputs. 
(2) Each 1-D row is linear testable. 
(3) There exists a special input a in X direction, such that the cell function F, 
F(a,y,z) = (a,B(y), C(z)), while B and C are one-to-one functions. 
THEOREM 5 
The following test generation procedure can generate a complete test set for a 2-D ILA with the 
properties of Case 2 under MCFM: 
(a) Each row is tested by the linear test method for 1-D ILA under MCFM in [7]. 
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Fig. 8. Testing of Case 2. 
(b) When one row is being tested, the boundary input of its lower rows are applied the special 
input a in X direction and arbitrary fixed inputs in Y direction. 
(c) When one cell (i,j) is tested, the )) output of cells (i, 1) . . . . .  (i,j - 1) are fixed. 
Proof. (a) is satisfied by (2) and (3), (b) is satisfied by (3) and (c) is satisfied by (1). We prove 
the test set generated satisfies Theorem 3 by induction method as the proof in Theorem 4. For cell 
(I, 1), refer to Fig. 8a. Condition (1) of Theorem 3 is obviously satisfied. For Condition (2) of 
Theorem 3, assume there are two unequivalent output states of two transitions of cell (1, 1) in .4 G. 
If they are unequivalent in £, then with (b) the boundary output state ~ of column 1 are different 
in two test vectors. Since AT passes the test set, the output state £ of these two transitions of cell 
(1,1) in Ar are also unequivalent. Similar to the proof in Theorem 4, with Property (1), Condition 
(2) of Theorem 3 is satisfied in output state £ of cell (1, 1). If two output states are equivalent in 
:~ but unequivalent in (~,~), then with (a) and (b) there are two test vectors such that the input 
to the whole array are unequivalent in (x ,y ,z)  of cell (1, 1) only have different array outputs. Since 
AT passes the test set and they are unequivalent in £, the output states of these two transition in 
cell (1, 1) are unequivalent in (~, ~). With Property (1), Condition (2) of Theorem 3 is satisfied in 
output state (~,)~) of cell (1, 1). Therefore, Condition (2) of Theorem 3 is satisfied in cell (1, 1). 
Next, assume that the outputs of cells at rows 1 . . . . .  i - 1 and cells from (i, 1) to (i, j  - 1) satisfy 
Theorem 3. Consider cell ( i , j )  and refer to Fig. 8b. With Properties (1) and (2), Condition (1) of 
Theorem 3 is satisfied in cell (i , j).  Considering the area within the solid line and using similar 
argument as previous proof, Condition (2) of Theorem 3 is satisfied in cell (i, j). Since Theorem 
3 is satisfied, the test set is a complete test set. [] 
The test size is also linear to the number of cells. 
Case 3 
There is a special (a, b, c) input combination, such that the cell function F, F(a, b, z) = (a, b, C(z)), 
F (a ,y ,c )=(a ,B(y) ,c ) ,  and F(x,b,e)= (A(x),b,c); where A, B and C are one-to-one functions. 
THEOREM 6 
The following test generation procedure can generate a complete test set for a 2-D ILA with 
property of Case 3. The ILA is tested cell by ceil. As shown in Fig. 9, cell ( i , j )  is tested by being 
supplied with the special inputs combination (a, b, e) for all the boundary inputs except for the three 
inputs which generate the test inputs to the cell being tested. In the figure, f ,  g, h, p, q and r are 
one-to-one functions. 
Proof. Condition (1) of Theorem 3 is obviously satisfied. We have three independent one-to-one 
relations p(~), q(f) and r(£), that will fulfill Condition (2) of Theorem 3. The detailed proof is 
similar to the proofs in Cases 1 and 2 by induction method. [] 
The test size is also linear to the number of cells. 
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Fig. 9. Testing of Case 3. 
Case 4 
(1) It is an orthogonal structure (with no Y direction). 
(2) There is a special input a in X direction, such that the cell has the function F(a, z) = (a, C(z)); 
where C is a one-to-one function. 
THEOREM 7 
The following test generation procedure can generate a complete test set for a 2-D ILA with 
properties of  Case 4: 
(a) When one row is to be tested, we apply a to other rows, as shown in Fig. 10. 
(b) Each row can be tested by C or linear test method for I -D ILA under MCFM in [7]. 
Proof. I f  each 1-D row is linear tested, this is a special case of Case 2. If  each 1-D row is C-tested, 
using the similar argument as in Case 2 but considering the area under the solid line while in cell 
(i,j), as shown in Fig. 10, Theorem 3 is satisfied in cell ( i , j) .  The detailed proof  can be found in 
[1 1]. [] 
a . 
a 
tes t  
input 
a 
a 
test inputs 
Test  outputs  
Fig. 10. Testing of Case 4. 
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Table 3. Linear testable divider array under MCFM 
00 01 10 11 
A A,00 A,01 C, II A, 10 
B B,00 B,01 D, 10 B, 11 
C C,01 A,00 C, 10 C, II 
D D,00 A, O0 C, IO D, II 
E E,00 E,01 E, 10 E, 11 
The test size is the number of  rows times the test complexity of  its 1-D row. If  all 1-D rows are 
C-testable, then the array test set is linear to the number of  rows. Although this is a special case 
of  Case 2, it gives a better result if the 1-D row is C-testable. 
I f  there are more than three signal flow directions, we can modify Case l, 2 and 3. Let Y represent 
more directions. In Cases 1, 2 and 3, all the cells are not necessary to be the same. In Case 4, all 
the rows are not necessary to be the same. 
Example 4. A combinational array multiplier was shown in Example 1. Its l -D row is C-testable 
under MCFM [7]. It possesses all the properties of  Case 4. The special input is b = 0, c = 0 such 
that outputs ~ = c, and s = a. Therefore the test set of  whole multiplier is linear to the number 
of  rows under MCFM.  
Example 5. A divider was shown in Example 2. It does not satisfy Case l, for Property (1) is 
not satisfied. It does not satisfy Case 2 or 3, for there is no such special input. However, we can 
modify the cell flow table, as shown in Table 3. The modification is the same as that used for 
creating a lossless input in SCFM. There is no effect in the testing of  its 1-D row. This 1-D row 
is linear testable under MCFM [7]. Thus, the modified divider array satisfies Case 2, and linear 
testable. 
Example 6. A pipelined multiplier array was shown in Example 3. Both original and modified 
arrays are Case 2 and Case 3. They are not Case 1 since no (C, 10), and (D,01) output exist. For 
Case 3, the special input pair is (x,c) = (0,0), y = 0, s = 1. Therefore, the test set is linear to the 
number of  cells under MCFM.  
4. CONCLUSIONS 
The testing of  an arbitrary 2-D ILA  is very difficult and generally an undecidable problem. 
However, in this paper, we used the divide and conquer concept o test 2-D ILAs row by row under 
some sufficient conditions and each row was tested as a 1-D ILA. Thus, the linear, square root 
and constant test generation procedures were derived under SCFM and MCFM.  Adders, 
multipliers and dividers were used for example to show that the test methods proposed here are 
very useful for most practical circuits and the modifications for all 2-D ILAs to satisfy the sufficient 
conditions is easy to implement. For more general 2-D systolic arrays with complex cells, it is 
impractical to exhaustively test each cell. However, our methods can also be used for 2-D systolic 
arrays provided the test set of  each cell is given. 
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